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ABSTRACT 
Bandgap references are widely used in analog and mixed-signal systems to provide 
temperature-independent voltage or current reference. In traditional bandgap structure, the base-
emitter voltage VBE of a diode is used to generate a complementary to absolute temperature 
(CTAT) voltage, which reduces as temperature increases. The base-emitter voltage difference 
∆VBE between two diodes with the same current but different emitter areas supplies a 
proportional to absolute temperature (PTAT) voltage. With the proper adjustment of the 
coefficients of VBE and ∆VBE in a voltage summer, the temperature dependency of the summed 
voltage can be mostly canceled out and the output voltage can achieve a relative temperature-
constant property. However, even though the linear terms of temperature-dependent components 
in PTAT and CTAT expressions can be canceled out, there are still some high order terms left, 
which still affect temperature dependency. For this reason, a first-order bandgap reference with 
only PTAT and CTAT linear term compensation cannot achieve a sufficiently low temperature 
coefficient (TC), normally ranging from 10ppm/°C to over 100ppm/°C. To achieve higher 
precision and lower TC, the high order terms also need to be considered and compensated by 
some techniques. This thesis study describes the development of a high order bandgap structure, 
including the initial thinking, design flow, equation derivation, circuit implementation, and 
simulation result.  
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CHAPTER 1.    INTRODUCTION  
1.1 Bandgap Reference Overview 
The goal of a voltage reference is to generate a stable voltage that is ideally independent 
of changes in temperature and other external factors (https://www.allaboutcircuits.com/technical-
articles/introduction-to-bandgap-voltage-references/). Unfortunately, environment temperature 
can affect the properties of the different components within a circuit, such as the base-emitter 
voltage of a BJT. Base-emitter voltage has a nearly linear relationship with absolute temperature 
and exhibits a temperature coefficient of about –2mV°/C, which will affect the circuit output. 
Without improving the device in the material level and achieving a smaller temperature 
coefficient, we need to somehow compensate for this negative temperature coefficient. For 
example, if we can generate a voltage that has a linear relationship with temperature and exhibits 
a temperature coefficient of about +2mV°/C, then we can compensate the temperature-induced 
variation introduced by the base-emitter junction. In 1964, Hibiber [1] observed that two diodes 
biased at different current densities can provide a temperature-independent voltage (Figure 1.1). 
A year later, Widlar [2] showed that the base-emitter voltages of two BJTs biased at different 
current densities had a difference that is proportional to absolute temperature (PTAT), and in 
1971 introduced the first bandgap circuit. In 1973 and 1974, Kujik [3] (Figure 1.2) and Brokaw 
[4] proposed another two bandgap structures with higher precision. Nevertheless, it has remained 
a crucial problem for high precision applications regarding how to acquire a high precision 
bandgap reference.  
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Figure 1.1. Hibiber’s Two Diode Structure 
 
Figure 1.2. Kujik’s Bandgap Structure 
1.2 Bandgap Theory Review 
As we know, the I-V relationship for a diode-connected BJT can be expressed as 
 
( )
( ) ( )
TGBE BEqVqV qV
kT kT kT
C S SXI T I T e J AT e e
   (1) 
where JSX is current density, A is the junction area, η is a process-dependent parameter, k and q 
are physical constants, and VG(T) is the silicon bandgap voltage with change of temperature. If 
we rearrange Eq. (1), the base-emitter voltage VBE change with temperature and at a particular 
temperature Tr can be expressed as 
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( )
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( )
( )
( ) ln
( )
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S r
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V T
q I T


. (2) 
Where Tr is reference temperature, and is chosen at room temperature here. By subtracting these 
two equations and rearrange the result, we can get  
 
( ) ( )
( ) ( ) ln ln
( ) ( )
( ) ( )
( ) ( ) ln
( ) ( )
C C r
BE BE r
r S S r
C S r
BE BE r
r S C r
I T I TT kT
V T V T
T q I T I T
I T I TT kT
V T V T
T q I T I T
 
   
 
 
   
 
. (3) 
By replacing the IS with the expression (1), we can get a new equation such as 
 
( )
( ) ( ) ( ) ( ) ln ln
( )
C
BE G G r BE r
r r r C r
I TT T kT T kT
V T V T V T V T
T T q T q I T

  
       
   
. (4) 
In 1980, Tsividis [5] introduced an accurate analysis of temperature effects in IC-VBE 
characteristics. Tsividis posited there are three terms in VBE, including: (1) a constant term, VGOr, 
which is the extrapolated bandgap voltage at 0 K; (2) a linear term which is proportional to 
temperature (CTAT); and (3) a nonlinear higher-order term (curvature).  
In Tsividis’s paper, the assumed variable VGOr is the intersection of temperature at 0K 
with a linear function that passes through the actual bandgap voltage VG(T) at temperature Tr as 
a tangent line (Figure 1.3). Based on this assumption, the bandgap voltage VG(T) can be written 
as  
 
( )
( )
G GOr r
G r GOr r r
V T V T
V T V T


 
 
. (5) 
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Figure 1.3. The Extrapolated Bandgap Voltage VGOr 
 
One factor that needs to be noticed is the value of VGOr is not unique, but depends on the 
reference temperature Tr, at which the straight line is tangent to the curve. Figure 1.3 shows that 
the approximation straight line fits the original bandgap voltage VG(T) curve around the 
reference temperature Tr, but has a poor accuracy at 0K, which is due to the nonlinearity of 
bandgap voltage VG(T) at low temperature. In a given temperature range, this error alone can 
cause several to over 10 ppm/°C temperature coefficient. Nevertheless, the tangent line 
approximation is simple and is widely used in the literature and in industry. 
By using the approximation of VG(T) and VG(Tr) in expression (5), Eq. (4) can be 
changed as  
   ( )( ) ( ) ln ln
( )
C
BE GOr BE r GOr
r r C r
I TT kT T kT
V T V V T V
T q T q I T

  
       
   
. (6) 
Eq. (6) is a widely used VBE expression for the curvature compensation technique. In Eq. 
(6), the first term VGOr is a constant value with respect to temperature T. The second term is a 
linear CTAT term and can be easily compensated by a PTAT voltage. The remaining two terms 
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are high order non-linear function of T, which are not easy to be removed. The question of how 
to obtain a precision bandgap reference can then be transferred to how to extract an accurate 
VGOr and how to cancel the high order terms. Notice that in Eq. (6) there are two high order 
nonlinear terms (the third and fourth terms) and, if the collector current IC of the BJT is 
proportional to 𝑇 , the two terms can be further simplified into a single Tln(T) term, leading to a 
simplified equation 
    ( ) ( ) lnBE GOr BE r GOr
r r
T kT T
V T V V T V
T q T
 
 
      
 
. (7) 
However, as mentioned previously, the linear assumption of Eq. (5) is not very accurate 
since there are still some high order residues following up with the linear term, as well as some 
errors from different sources. Instead of the tangent line, if we use a best combination of a 
constant value, a PTAT term, and a high order Tln(T) term to approximate the VG(T) curve in the 
interested temperature range, we can re-write the VG(T) expression as follows: 
 1( ) ln( / ) ( )G GO rV T V aT bT T T T    . (8) 
where 𝜀 (T) is the difference between VG(T) and the 3-term best fit curve. For the VG(T) curve as 
illustrated in Figure 1.3, the value of a is slightly dependent on the reference temperature Tr, but 
VGO1 and b are both relatively constant with respect to commonly used Tr. In fact, VGO1 is very 
close to VG(0) = 1.16. Similarly, the term 𝜀 (T) is numerically evaluated to be very small over 
any commonly used temperature ranges and, if ignored, only causes an error in the order of 
magnitude of 0.3 to 0.5 ppm/C in the extraction output.  
By substituting this new equation into Eq. (4), we can get a new equation for VBE that can 
be written as 
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  1 1 ]   ( ) ( ) ( ) ( ) [ lnBE GO BE r GO r
r r
T q kT T
V T V T V T V T b
T k q T
   
 
         
 
. (9) 
After applying a PTAT trimming on the linear term and a curvature correction on TlnT 
term, there will be only the 𝑉 + 𝜀(𝑇) term remaining, which has a less than 0.5 ppm/°C 
temperature coefficient. However, in this implementation we use simple on-chip cancellation 
circuit, which will not be perfect. This will lead to additional errors due to non-idealities in the 
simple circuit. Our goal is to limit these errors to be only a few times the ideal case errors. Thus, 
our trimming target is VGO1 instead of 𝑉 + 𝜀(𝑇), and the reference output voltage is about a 
few ppm/°C over typical temperature ranges. Bandgap reference trimming will be discussed in 
next section. 
1.3 Bandgap Reference Trimming 
The output of the bandgap reference will vary from chip to chip because of process 
variation. Due to process variation, the bandgap circuit is not operating with the designed current 
or voltage. It will produce a different value and curvature over temperature. Trimming adjusts 
the resistor value and, hence, the current flowing through it, and eventually makes the reference 
voltage and temperature performance back to the design intent 
(https://www.allaboutcircuits.com/ technical-articles/introduction-to-bandgap-voltage-
references/). Normally, a binary distributed resistor ladder is applied for trimming. By setting the 
different trimming code, the resistor value changes, respectively, so that the trimming target can 
then be achieved. Based on the precision of the trimming target or the design complexity of the 
circuit, the number of trimming steps may vary a lot. Trimming is commonly used at two 
different temperatures or multiple different temperatures. However, comparing to trimming at 
two temperatures [7], or at multiple different temperatures [10], which consumes more time and 
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measurement cost, just trimming at room temperature can be a lot easier and cheaper as well. To 
achieve a goal with simplicity as the priority, a single temperature trimming method is adopted. 
In industry, digital calibration and trimming with laser are also used, but will not be introduced 
in this thesis. 
1.4 Curvature Correction Approaches 
As mentioned in Section 1.2, to extract a relatively temperature constant VGO1, the high 
order TlnT term in the VBE equation, which behaves like a curvature, has to be canceled out.  
Some curvature correction approaches were introduced in [6-8]. Andreou et al. [6] introduced a 
curvature compensated bandgap reference that is introduced by adding a CTAT current to it. The 
CTAT current is generated by another bandgap reference. However, adding an additional 
bandgap reference requires more diodes and op-amps and makes the structure complex. A sub-
ppm/°C precision bandgap reference was introduced by Liu [7]. In that structure, five op-amps 
have been used which consumes die area and power. Furthermore, they can introduce more 
offset errors that can propagate to reference output. Based on the analysis of bandgap reference 
error sources introduced by Ge et al. [8], the op-amp offset has the highest error contribution 
among all error sources. Due to its non-PTAT property, it cannot be removed by PTAT 
trimming. Chopping and autozeroing techniques that can remove offset errors have been 
introduced by Enz et al. [9]. A bandgap reference using the chopping technique to remove op-
amp offset was proposed in [8]. However, new errors which can degrade circuit performance are 
introduced. For example, the input impedance of the regulating op-amp in the bandgap core is 
reduced due to chopping and can result in current errors in the diodes. Moreover, small voltage 
ripples appear when either one of the two techniques is applied and further filtering methods are 
needed. Therefore, this contradiction indicates that a simple structure with the minimum number 
of op-amps is appreciated.  
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A simpler structure to extract VGO1 was proposed in this thesis study. A Gm-cell based 
voltage summer was implemented and a simple voltage-to-current converter was used. The 
number of op-amps used were reduced significantly without sacrificing the temperature drift 
performance too much. A single temperature trimming method was explained as a way to trim 
out PTAT errors in VBE and calibrate the summer’s gain. 
The remainder of the thesis is organized as follows: Chapter 2 shows the previous work, 
the motivation for improvement, and the proposed structure; Chapter 3 gives some reviews of 
mismatch and offset, and shows how offset affects the performance of the proposed bandgap 
reference, and the solution and offset optimization are presented at the end of Chapter 3; A single 
temperature trimming method is implemented in Chapter 4, with details of the proposed 
trimming method listed step by step as well as the limitations of its use presented at the end of 
the chapter. Chapter 5 provides a discussion as well as suggestions about directions for further 
research, and Chapter 6 provides a conclusion to this thesis study. 
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CHAPTER 2.    A SIMPLIFIED BANDGAP REFERENCE  
2.1 Previous Work 
2.1.1 Circuit Implementation 
As mentioned in the previous chapter, several curvature correction approaches have been 
proposed, and each has its disadvantages. In Liu’s [7] bandgap reference (Figure 2.1), five op-
amps are used to achieve a sub-ppm/°C; however, based on op-amp usage, there is a greater 
power consumption, larger die area, and more offset propagating to the output. The proposed 
bandgap structure in this thesis study attempts to simplify the structure used in [7] by reducing 
the number of op-amps without scarifying too much precision.  
R1
R2B
VA
VB
R2A
gnd
  
Q1 Q2
A
 
Q3
nA A
vdd
VREF
V1 V2 V3
V2
V2'
V3'
V3
V2'
V3'
OP1
OP2
OP3
OP4R3C
R4C
R4B
R3B
OP5
R5
1:MVO
 
Figure 2.1. Liu’s Bandgap Structure 
In Liu’s structure, a new output VREF is used to generate a constant current I3 which is 
sent to a third diode Q3. The corresponding VBE3 is compared to VBE2 and their difference is 
added with Kuijk output to extract the VGO1. By using the equations in the Bandgap Theory 
Review section, VBE2 in this structure can be simply written as 
10 
 
  1 1( ) ( ) ( ) ( ) [ 1 ] ln   BE GO BE r GO r
r r
T q kT T
V T V T V T V T b
T k q T
  
 
         
 
. (10) 
Compared to Eq.(9), δ is equal to 1 in this case because its collector current I2, which is 
generated by the Kujik core, is a PTAT current. Since the collector current of third diode I3 is 
temperature constant. Therefore, we can express the relationship between I2 and I3 as 
 12 3/ *a TI I
 , (11) 
where a1 is a temperature independent coefficient, and α is equal to 1 because of the properties of 
I2 and I3 in this case. Therefore, the VBE difference of VBE2 and VBE3, which could be trimmed to 
be equal at Tr and used to compensate for the TlnT term, can be derived as 
 
 3,2 3 2( ) ( ) ln( )
ln( )
BE BE r BE r
r r
r
T kT T
V V T V T
T q T
kT T
q T
   
 
. (12) 
By applying the VBE equation in (2), the PTAT voltage difference of VBE1 and VBE2 in can be 
derived as  
 2,1 ln( )BE
kT
V n
q
  . (13) 
To extract VGO1, we would like  
 1 2 2 2,1 3 3,2 1REF BE BE BE GOV AV A V A V V      (14) 
where: 
 
1
2 3 2 2 1
3
1
( 1 )*[ ( ) ( )] [ ( ) ]
ln( )
( 1 )
BE r BE r BE r GO
r
A
q q
A b V T V T V T V
kT n k
q
A b
k



       
 
   
. (15) 
In the circuit, VREF can be represented as  
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 2 42 2 1 2 3
1 3
( ) ( )REF BE BE BE BE BE
R R
V V V V V V
R R
     . (16) 
R5 can be selected so that VBE3(Tr)=VBE2(Tr), which can make Eq. (15) to be further 
simplified. After simplification and applying values of A2 and A3 into Eq. (16), the resistor ratios 
can be calculated as below to make VREF ≈ VGO1. 
2
2 1
1
4
3
[ ( ) ]
ln( )
1
BE r GO
r
R q
V T V
R kT n
R q
b
R k

  
    
 
.                                         (17) 
2.1.2 Trimming Method 
In Liu’s work [7], a two-temperature trimming method is implemented. The method can 
be organized as follows: 
1. At room temperature Tr, trim R5 to make VBE3(Tr)=VBE2(Tr), so that △VBE3,2 is 0V at Tr. 
2. Still, at room temperature, sweep R2A and R2B until VREF = VGO1 with R4B and R4C 
unchanged. 
3. After R2A and R2B are trimmed, change the environment temperature to a hot temperature, 
e.g., 100°C. R4B and R4C are swept until VREF = VGO1. VREF at Tr is not changed here as 
△VBE3,2 is trimmed to be 0V and has no effect on VREF at Tr. 
By applying this method, appropriate calibrating the coefficient R2/R1, the PTAT term in 
VBE2 can be canceled out, and by adjusting the coefficient of R4/R3, the TlnT term in it can also 
be compensated. In this VGO1 extraction method, a sub-ppm temperature coefficient can be 
obtained, which is sufficiently precise. However, five amplifiers are used in this structure to 
achieve high precision, which consumes a large die area. Two buffer-connected amplifier OP2 
and OP3 are required to prevent currents flowing from Vo back to Q2 and Q3.  The OP4 is used 
to sum Vo and VREF, and OP5 is for regulating two voltages.  
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To simplify the structure, we can see that, if VBE2 and VBE3 are directly connected to the 
CMOS gate, there will be no current flow and the buffer OP2 and OP3 can be removed. Further, 
if a source-follower based V-to-I converter is implemented without sacrificing the accuracy too 
much, voltage regulating amplifier OP5 can be replaced and the die area will be further reduced. 
The difference amplifier OP4 can also be replaced by a new Gm-cell based summer. With all of 
these changes, a new structure is then proposed in the next section.  
2.2 Proposed VGO1 Extraction Method 
2.2.1 Kujik Core  
A modified Kujik core is shown in Figure 2.2. Compared to the previous Kujik core, the 
output voltage generated by the op-amp in the modified Kujik core is used to bias the top 
transistor M0. A temperature constant current from the V-to-I converter, which will be discussed 
below, is mirrored as the biasing current for the op-amp. Since there is negative feedback from 
the gate to the drain of M0, the positive and negative terminals of the op-amp need to be inverted 
to maintain the same polarity, and a capacitor is also needed to stabilize the system. The design 
and optimization details of the om-amp will be discussed in Section 3.4.  
R1
R2B
VBE2
R2A
  
Q1 Q2
AnA
VO
VBE1_
 
VDD
gnd
M0
 
Figure 2.2. Kujik Core 
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2.2.2 Voltage-to-Current Converter  
A simpler V-to-I converter is shown in Figure 2.3. In the proposed structure, a PMOS 
source follower is combined with an NMOS source follower to make VC track VREF. By carefully 
sizing and applying the same current to M1 and M2, the VGS,p rise on M1 and VGS,n drop on M2 
can be canceled with each other. Resistor R6 converts the voltage VC to a temperature constant 
current which is further fed into the emitter of Q3 to generate VBE3. Although the threshold 
voltage Vth of PMOS and NMOS are different, and the Vth changing rate via temperature is also 
different, the Vth difference between PMOS and NMOS changes slightly via temperature in 
UMC65. In Figure 2.4 we can see that the Vth of each NMOS and PMOS changes about 120mV 
from -40°C to 125°C. However, the Vth difference between them changes only about 3mV via 
the whole temperature range, which verifies our previous statement. 
 
 
gnd
VDD
VREF
V
B
E
3
Vbp2
Q3
M1
M2
M3a M3b
M4a M4bM4c
C
R6
M3c
Vbp1
I3
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Figure 2.3. V-to-I Converter 
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Figure 2.4. Vth Change with Temperature 
 
 
 
 
Figure 2.5. Temperature Constant Current Generated by V-to-I Converter 
15 
 
 By sizing two source followers properly, we can achieve a relatively temperature-
constant current I3 which changes less than 0.5% over temperature change from -40°C to 125°C 
(Figure 2.5). The current I3 can be calculated as  
 , ,3
6
ref SG p GS nV V VI
R
 
 . (18) 
2.2.3 Gm-Cell Based Voltage Summer 
As mentioned in Liu’s structure, a differential amplifier OP4 is used for summing the 
difference between VBE3 and VBE2 with the output voltage Vo from the Kujik core. Therefore, if 
a structure can accomplish the same goal with a simpler structure, it will be appreciated here.  
The proposed Gm-cell based voltage summer prototype is a simpler replacement of 
difference amplifier OP4 plus R3 and R4 as previously shown in Figure 2.1. The circuit is 
provided in Figure 2.6. VBE2 and VBE3 are connected to the gates of input differential pairs in the 
first stage, and VO is sent to the gate of the input pair in the second stage. Compared to Figure 
2.1, this connection prevents currents flowing from VO into Q2 or Q3. Therefore, two buffers 
OP2 and OP3 can be removed. RS is a resistor connecting between source sides of M7a and 
M7b. At room temperature, VBE2 is set to be equal to VBE3 so that there’s no current flowing 
through Rs, so the first stage is in balance, and thus no current flowing out of stage one to stage 
two. Stage two is also in balance, and VREF tracks Vo. When the temperature rises, VBE2 becomes 
larger than VBE3 since diode Q2 has a PTAT collector current and Q3 has a temperature constant 
current. When there’s a voltage difference between VBE2 and VBE3, a small current is generated 
as: 
 2 3BE BES
S
V V
i
R

 . (19) 
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Figure 2.6. Gm-cell Based Voltage Summer Prototype 
 
Since the small current is small enough to be analyzed by using small signal analysis, the 
reference voltage VREF can be calculated as: 
 2 3
2
( )REF O BE BE
m S
V V V V
g R
   . (20) 
A circuit designed like this has to have a good current matching, so cascode pairs need to 
be added to the current source in the first stage and current mirrors in both stages. The input pair 
in both stages may also need to be cascaded to improve the consistency of voltage to current 
converting, but limited by the voltage headroom.  
Figure 2.7 shows an improved structure of the voltage summer prototype. Cascode pairs 
are added to the current sources and current mirrors to improve current matching. Input pairs 
M7a, M7b, and M13a, M13b are also cascoded to decrease channel length modulation effect. 
Input pair M13a and M13b are changed to PMOS to make bias easier and more consistent. Vo is 
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Figure 2.7. Improved Voltage Summer 
 
used to bias M6a and M6b to increase current matching. However, directly connecting VREF to 
node D can cause trouble. The voltages VREF and VBE2 limit the VDS headroom of transistor M7b 
so that M8b and input transistor M7b can go into the triode region at high temperature. 
Therefore, this structure needs to be further improved. 
 Figure 2.8 shows the final version of the voltage summer. A current subtractor is added in 
Figure 2.8 to “release” the voltage constraint at node D. To make calculation simple, the mirror 
ratio of M9 to M10 and M11 to M12 are chosen as 2:1. The principle of the voltage to current to 
the voltage converting remains the same as the prototype, but the input pair has been inversed. It 
is because we want the small current flowing into VREF at high temperature, and the direction of  
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Figure 2.8. Final Version of Voltage Summer 
 
the small current flowing at two sides of the current subtractor to be in symmetry. Therefore, 
there should be a small current flowing up at the left side of the current subtractor at high 
temperature, which means the small current flows from right to left through resistor RS and, thus, 
VBE2 should be at the right side and VBE3 at left side.  
For the quantitative analysis shown in Figure 2.8, since there is a small current flowing 
through RS from the right side to the left side, M7b experiences a small current decreasing and 
M7a experiences a small current increase. The increased iS from M7a is mirrored to M12a as a 
2:1 ratio, so the overall small current flows into node D is 1.5iS. Symmetrically, the small current 
flows into M14b and M13b are 1.5iS as well since the same ratio size of M12b and M12c. This 
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small current is regenerated as a small voltage added on VO to achieve VREF, which realizes the 
summing functionality here. The relationship between VREF and VO is derived below: 
 2 3
13
1.5
( )REF O BE BE
m b S
V V V V
g R
    (21) 
As mentioned previously, the working performance of the voltage summer relies on good 
matching. Therefore, current source M5a, M5b, and M5c should precisely follow the relationship 
I5a=I5b=1/2*I5c. Cascode transistors M6, M8, M9, M10, and M14 as shown in Figure 2.7 are also 
applied here to increase circuit matching. The same bias voltage VO is applied to M6 and M14 to 
guarantee the VDS matching of tail current sources on both stages. 
 Even though we came up with some techniques to reduce the systemic mismatches, there 
are still some mismatches caused by process variations that degrade the circuit performance. 
Before doing any circuit optimization to further reduce the mismatch errors, we first need to 
know where those mismatches are from. Therefore, a detailed mismatch analysis is presented in 
Section 3.1 and 3.2, and the circuit optimization will be introduced in Section 3.4. 
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CHAPTER 3.    MISMATCH ANALYSIS AND CIRCUIT OPTIMIZAION 
3.1 Mismatch Theory Review and Current Mismatch 
Mismatch is a differential performance of two or more devices caused by improper 
circuit design or random process variation. In the design level, current mirror pairs with an 
incorrect ratio size or without a cascode pair to reduce channel length modulation effect will all 
cause a systematic error. Mismatches caused by a systematic error can be significantly reduced 
by using a better circuit design or applying additional mismatch-improved techniques. However, 
the mismatch normally appearing in our circuit is primarily caused by random process variation. 
In the modern process, unequal doping concentration between two transistors may cause a 
mobility difference and, thus, cause the current mismatch. Layouts without dummies or 
mismatch-reduced techniques, such as a common centroid, become easier to suffer from 
mismatches on transistor width and length due to process variation, and it will also lead to 
current mismatch eventually. However, for moderately-sized devices, the lithography errors are 
so small that width and length mismatches can be negligible. These kinds of mismatches caused 
by process variations can be reduced simply by circuit optimization but not erased. Some 
detailed mismatch analysis is shown as follows. 
According to square-law model, the drain current in saturation region can be written as  
 2 2
1 1
( ) ( )
2 2D OX GS TH GS TH
W
I C V V V V
L
     . (22) 
In Eq. (21), we can easily distinguish that current mismatches are mainly caused by two factors: 
the carrier mobility mismatch μ, which can also be represented as β since mobility mismatch is 
the dominant component; and the threshold voltage mismatch VTH. Considering the mismatches 
of β and VTH are regularly quite small when compared to themselves, we can apply the partial 
derivative of drain current to different mismatch sources to determine the extent the mismatches 
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are contributed by each source to the drain current. Then we can apply the superposition concept 
to add them together and get the total mismatches to the drain current. By following the steps, we 
first take the partial derivative of ID to VTH, which can be derived as 
 ( )D D GS TH m
TH TH
I I
V V g
V V
     
 
. (23) 
Then we take this absolute value because we care more about how much mismatch is caused, not 
whether the mismatch increased or decreased. Getting a positive number is easier for further 
calculation. By using the same method, we can also find the partial derivative of ID to β, which is 
 
1
( )
2
D D D
GS TH
I I I
V V
  
 
   
 
. (24) 
Next, by applying the superposition, we can get the total current mismatch caused by both β and 
VTH is  
 mD TH
D D
gI
V
I I


 
   . (25) 
From Eq. (25), we realize that if we want to decrease the current mismatch, which is normally 
the case in the current mirror, we should decrease the gm/ID ratio. Since gm is the partial 
derivative of ID to VGS, the gm/ID ratio can also be expressed as 
 
2 2m
D GS TH on
g
I V V V
 

. (26) 
Therefore, increasing the overdrive voltage of the current mirror pair or decreasing its gm by 
applying source degenerated resistors are good choices to reduce drain current mismatch. 
3.2 Input-Referred Offset Voltage 
DC offset, also called input-referred offset voltage, is a DC voltage shift that appears at 
the input terminal when the output voltage is set to zero. Normally, the input-referred offset is 
caused by circuit mismatch and the weak negative feedback loop gain. The cause due to 
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insufficient loop gain will be discussed later and is not considered in this section, where the 
circuit mismatch is considered.  
A circuit mismatch can happen anywhere in a circuit; for instance, in the current mirror 
pair. The drain current mismatch was discussed in the previous section. However, the effect 
caused by current mismatch can refer to a voltage mismatch that appears at the input terminal 
and, thus, becomes the input-referred offset voltage. Since the offset is small enough to be 
considered as a small signal, we can use small signal analysis to deal with the offset voltage as 
well. For small signals, the current to voltage conversion is divided by gm. Thus, a new equation 
based on input-referred offset voltage can be derived from Eq. (26) as 
 ( )D DOS GS TH
m m
I I
V V V
g g


 
      . (27) 
When compared to Eq. (26), there is a contradictory result of the gm and ID relationship in 
Eq. (27). To reduce input-referred offset, we should decrease the ID/gm ration (i.e. increase the 
gm/ID ratio). It is known that, when the drain current of a transistor is insufficient, the gate-source 
voltage VGS will decrease. When VGS drops to a value around threshold voltage VTH, or slightly 
smaller than VTH, the inversion layer underneath the gate oxide will be very weak, and the 
transistor will enter the weak inversion region, also called the sub-threshold region. In this 
region, due to the very limited drain current, the gm efficiency will be the greatest, or several 
times larger than in strong inversion. Thus, the gm/ID ratio will be relatively large if biased in the 
sub-threshold region. Therefore, we could bias the input pair in the sub-threshold region to 
reduce the input-referred offset by increasing the gm/ID ratio. 
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3.3 Influence of Offset Voltage in Bandgap Reference 
3.3.1 Influence of Offset Voltage in Previous Work 
 As mentioned in previous work (see Section 2.1), because of the number of op amp use, 
the offset voltage of each op amp will contribute and propagate to the reference voltage VREF. 
The detailed calculation for VREF with offset voltages can be written as 
 
2
2 1
1
4 4
2,3 4 2 3
3 3
2
ln( ) (1 )
1
4
(1 ) ( )
3
O BE OS
REF O BE OS OS OS
R kT R
V V N V
R q R
R R R
V V V V V V
R R R
    
       
 (28) 
where VOS5 is neglected because OP5 regulated VREF; thus, it has little effect on offset 
propagation. In previous work, a high precision op ADA4528 spice model was applied to all op 
amps; therefore, the offset problem was not considered. However, the proposed bandgap 
reference is an SoC, which means everything covered in the circuit needs to be built; thus, the 
offset problem should be considered and optimized.  
3.3.2 Influence of Offset Voltage in Proposed Bandgap Reference 
Figure 3.1 shows the full schematic of the proposed bandgap reference. As illustrated in 
the structure, the offset voltages that will affect the output reference voltage are basically two 
offsets. One is the offset of the op amp in Kuijik core, which can be noted as VOS1. The other is 
the voltage difference between VREF and VO at the second stage of voltage summer when the 
summer’s input VBE2 and VBE3 are tied together, which can be written as VOS2. The VREF 
expression with offset contributing to it can be calculated as 
 2 22 2,1 2,3 1 2
1 13 1
1.5
(1 )REF BE BE BE OS OS
m b S
R R
V V V V V V
R g R R
        . (29) 
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Figure 3.1. Schematic of Proposed Bandgap Reference 
 
In Eq. (29), we can see VOS1 has been amplified by the resistor ratio of R2 and R1 and 
becomes around ten times larger when it propagates to VREF, which is not acceptable and has to 
be trimmed out. VOS2 is small since it hasn’t been amplified by a resistor ratio. However, 
trimming VOS2 out is hard because it has gm and gain dependency. Therefore, VOS2 will not be 
trimmed in the proposed trimming method but will be optimized. 
3.4 Offset Optimization  
Figure 3.2 shows 100 Monte Claro runs for VOS1 in Kujik core. 3𝜎 is chosen for process 
variation and temperature is swept from -40°C to 125°C. From the figure, we can realize the 
process variation is quite large in UMC65 so that the offset spread from -4mV to 4mV, which is 
too large to be trimmed out. Therefore, before trimming, the circuit needs to be further optimized 
to reduce VOS1. As discussed in Section 3.2, the offset is mainly caused by limited loop gain and 
circuit mismatch. Figure 3.3 shows the loop gain of the op amp in Kujik core degrading over 
temperature. From the figure, it’s obvious that the loop gain only decreases 5dB over 125 
temperature, and still have sufficient value at 125°C. Therefore, the conclusion can be drawn that 
VOS1 does result from limited loop gain. 
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Figure 3.2. One Hundred Monte Carlo Runs of VOS1  
 
 
Figure 3.3. Loop Gain Changing over Temperature for Op Amp in Kujik Core 
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The offset is primarily caused by circuit mismatch. According to the mismatch theory 
review in Section 3.1, the current mismatch at the current mirror can be reduced by applying 
source degenerated resistor, and the input-referred offset can be reduced by biasing the input pair 
into the sub-threshold region. Details of the op amp are shown in Figure 3.4. The source 
degenerated resistor is not applied to current source pair M29a and M29b because they have a 
fixed bias and the current mismatch is relatively small compared to current mirror pair M32a and 
M32b. Adding source degenerated resistors will have very little improvement.  
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Figure 3.4. Optimized Op Amp in Kujik Core 
 
After optimizing the op amp, the same 100 Monte Carlo runs are selected, and the result 
is shown in Figure 3.5. The offset of the op amp in the Kujik core has been significantly reduced. 
Offsets in three-sigma variation can be controlled in the range of -1.5mV to 2mV, except three 
failure runs. Offsets in one sigma variation can be controlled in around -0.5mV to 0.5mV, which 
is a lot better than before. 
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Figure 3.5. One Hundred Monte Carlo Runs of VOS1 After Optimization 
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CHAPTER 4.    TRIMMING, SIMULATION AND LIMITATION 
4.1 Single Temperature Trimming  
A single temperature trimming was implemented in the proposed solution. Comparing to 
a two-temperature trimming, trimming only at room temperature has limited capability to trim 
against all error sources which include: BJT process variations, resistor mismatch, the offset of 
the op-amp in Kujik core (VOS1), and the offset between VREF and Vo (VOS2). The effects of VOS1 
and VOS2 on PTAT errors in VBE were both trimmed in the proposed method. The propagation of 
VOS1 and VOS2 to VREF is shown in Eq. (29), The VOS1 drift via temperature will still propagate to 
the reference output but it is optimized during design. The correlation between the voltage 
summer’s gain and VOS2 makes the trimming of both parameters difficult. Therefore, only the 
summer’s gain is trimmed. The trimming steps are organized as follows: 
1. To trim out VOS1, the difference between VBE1_ and VBE2 is measured, and a binary-
weighted trimming on input pair’s widths with 6-bit resolution, which is introduced in 
[11], is applied to trim VOS1 to nearly 0 V at room temperature.  
2. Considering the existence of VOS2, the trimming target for VREF is set to be VGO1 + VOS2 
instead of VGO1. To measure VOS2, the voltage summer input pair's gates are first 
shortened to VBE2. Then we measure the difference between VREF and Vo to get VOS2.  
3. To calibrate the gain, R6 is doubled so that Q3’s current becomes half and two inputs of 
the summer have an observable difference. Then the difference Vdiff between VO and 
VREF is measured and the gain can be calculated as (Vdiff – VOS2)/ ΔVBE2,3. Its value is 
trimmed to (𝜂 − 1 − 𝑏 ) by adjusting RS at room temperature. After gain trimming, R6 is 
tuned until VBE3(Tr) = VBE2(Tr), so that ΔV , = − ln ( ) is 0 V at Tr and does not 
affect PTAT trimming.  
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4. The final step is to tune R2 until VREF  = VGO1 + VOS2.  
In Liu’s trimming method, resistor ratios are used to keep the coefficient accurate, as 
shown in Eq. (16). In the proposed structure, the coefficient for high order term is based on 
1/gmRs, not a resistor ratio, which is shown in Eq. (21). To make it accurate and less affected by 
variations, a P-type Wilder cell is used to bias the voltage here so that the resistor in the Widlar 
cell and Rs can become a resistor ratio. More details are provided in Section 4.3.2, Eq. (31). 
4.2 Simulation Result  
4.2.1 Monte Carlo Runs for Reference Voltage  
The proposed bandgap structure has been verified in the UMC65 process. A folded 
cascode op-amp with high gain and low offset was built for the Kujik core. One hundred Monte 
Carlo runs were simulated. As shown in Figure 4.1, the temperature coefficient of the reference 
can vary from several ppm/°C to tens of ppm/°C due to process variations and mismatch. Five 
runs are provided to verify the trimming method presented before. As provided in Figure 4.2, 
after single room temperature trimming, all 5 runs had a temperature coefficient of less than 10 
ppm/°C in the range from -40 °C to 125 °C. The temperature coefficient of each run is marked in 
the figure. The proposed trimming method has limitations when dealing with op-amp offsets’ 
temperature drift. To further reduce the temperature drift, a better technique needs to be applied 
to minimize the temperature drift of VOS1. 
4.2.2 Power Supply Rejection Ratio  
Power Supply Rejection Ratio (PSRR) is a term used to describe the capability of the 
circuit to suppress any power supply variation to its output signal. In the proposed bandgap 
reference, a 10mV AC small signal was applied at voltage supply. The PSRR of the proposed 
bandgap reference is plotted in Figure 4.3. Considering bandgap references are commonly used 
in  
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Figure 4.1. Distribution of One Hundred Monte Carlo Runs before Trimming 
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Figure 4.3. PSRR for Proposed Bandgap Reference 
 
low-speed cases, the 65dB of PSRR are sufficient to suppress the power supply variation in low-
speed applications 
4.3 Limitations Caused by Temperature Drift  
4.3.1 Temperature Drift of VOS1  
In Section 3.4, we optimized the offset voltage VOS1 in Kujik core and significantly 
reduced the offset at room temperature. However, as temperature changes, the offset voltage also 
changes as indicated in Figure 4.4. VOS1 is run in a typical corner, where it has an approximately 
7uV change over 165°C temperature range. What makes the offset drift hard to be trimmed out is 
it has a Non-PTAT property. For a single temperature trimming, it’s impossible to trim out both 
DC offset and its drift.  
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Figure 4.4. VOS1 Drift over Temperature  
4.3.2 Temperature Drift of VOS2  
The temperature drift of the summer’s gain can add a high order temperature dependent 
error to the reference output, but it has been to be small in design. In the proposed structure, the 
voltage summer was biased by a P-type Widlar current source. The bias current from the Widlar 
cell can be written as: 
 2
2
2 1 1
(1 )
( / )OUT p ox p W
I
C W L R K
    (30) 
where Rw is the resistor in the Widlar circuit and K is the size ratio, which is 4 in this design. The 
denominator of the gain can then be rewritten as: 
 13 1313
( / )
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S b b
m b S
W p p
R W L
g R r
R W L


     (31) 
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where r is the current mirror ratio from Widlar current IOUT to bias current I13b of transistor 
M13b. In Eq. (31) the temperature dependency of parameters RS and µ13b in voltage summer 
have been canceled out by relevant parameters RW and µp in the Widlar cell. The device 
variations may result in different temperature coefficients on these parameters, which can lead to 
a temperature drift on the gain. However, the drift is small since it’s resulted from the mismatch 
between devices.  
Figure 4.5 shows the VOS1 and VREF of a picked Monte Carlo sample after trimming. The 
temperature drift of VOS1 propagates to the final output so that the drift of reference voltage looks 
the same as the offset drift. The difference between VREF drift and VOS1 drift is the resistor ratio 
of R2/R1 in this case. This illustrates the offset drift is mostly from VOS1, and the drift of VOS2 is 
small.  
 
 
Figure 4.5. VOS1 Propagation 
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CHAPTER 5.    DISCUSSION 
As stated in Section 4.3, the proposed single-temperature trimming method cannot trim 
the DC offset of the reference voltage and the temperature drift of VOS1. To remove the DC error 
of VOS2, a user-side voltage buffer is needed to regulate the reference voltage to the wanted 
value. The research work that has been completed thus far was accepted for publication in May 
2020 [15]. A goal for future study might be to consider how to remove the drift of VOS1. Since 
achieving a simpler structure was the goal of the proposed structure, some offset removal 
techniques such as chopping and auto zeroing will significantly increase the complexity of the 
circuit; therefore, they were not considered in this research. Bolatkale et al. [16] supplied a good 
direction of drift cancellation. If the tendency of the drift can be predicted by measuring several 
parameters at room temperature, then trimming out both DC offset and offset drift may be 
achieved in a single-temperature trimming. Detailed noise analysis was not supplied in this thesis 
research, but was discussed briefly. Since the bandgap reference normally operates in low-speed 
applications, the flicker noise dominants. To decrease flicker noise in both the Kujik core and 
voltage summer, larger capacitors were added at the output nodes to filter out the noise. A good 
PSRR will also suppress the noise from the supply source at low frequencies.  
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CHAPTER 6.    CONCLUSION 
This thesis research proposed a simple bandgap reference which can extract VGO1. Prior 
bandgap background knowledge was introduced in Chapter 1, and two specific bandgap 
references were introduced in Chapter 2. In the first half of Chapter 2, previous work was 
presented as well as motivation for improvement. The remaining half of Chapter 2 introduced the 
proposed bandgap reference and its essential block – a simple V-to-I converter – which can 
generate a constant current for the third diode whose VBE is used for curvature correction is 
introduced. A Gm-cell based voltage summer was then proposed to save power and area 
compared to the previous structure. The offset issue was discussed in Chapter 3 as well as the 
proposed solution to it. In Chapter 4, a single temperature trimming method was proposed which 
can achieve less than 10ppm/°C temperature drift at the reference output. Table 6.1 provides a 
summary of transistor sizes, and Table 6.2 a reference comparison of different bandgaps. 
Table 6.1. Transistor Size Summary 
Number Size(W/L) um Number Size(W/L) um 
M0 5/4 M14a, M14b (5/1)*2 
M1 4/1 M15a, M15b 1.5/1 
M2 5/1.5 M16a, M16b 6/0.5 
M3a, M3b, M3c (1.5/0.5)*4 M17a, M17b 2/0.5 
M4a, M4b, M4c (2/4)*4 M18a, M18b (4/8)*2 
M5a, M5b, M5c 5/1.5 M19 1.5/1 
M6a, M6b 2/2 M20 1/4 
M7a, M7b (10/1)*2 M21 (5/1.5)*2 
M8a, M8b 10/1 M22 (4/1.5)*2 
M9a, M9b (2/1)*2 M23 (4/8)*2 
M10a, M10b, M10c, M10d 2/1 M24 6/0.24 
M11a, M11b (2/2)*2 M25 3/0.24 
M12a, M12b, M12c, M12d 2/1 M26 0.45/0.3 
M13a, M13b 0.5/2   
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Table 6.2. Comparison Table of Different Bandgaps 
Reference 
Proposed 
Structure [7] [8] [12] [13] [14] 
Year 2020 2019 2011 2007 2005 2002 
Publication ISCAS ISCAS JSSC JSSC ISCAS ISSCC 
Bandgap Voltage (V) 1.21 1.21 1.0875 0.858 1.15 1.266 
Supply (V) 2.5 2.5 1.8 1.4 1.8-5.5 1.8 
Temp range (°C) -40-125 -40-125 -40-125 -40-125 -20-120 0-100 
Power (uW) 147.5 N/A2 99 162.4 180-550 5940 
Area (mm2) 0.031 N/A2 0.12 1.2 1.2 0.007 
Best TC (ppm/°C) 3.3 <1 5 12.4 3 10 
Process (um) 0.065 0.13 0.16 0.35 0.6 0.18 
* Results that are only obtained by simulation are bolded. 
1. This value is an estimated value generated by automatic generate layout since the actual layout was not built. 
2. Power consumption and die area are not applicable in this design since out-of-chip op amps are used. 
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